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Abstract To improve to response and preCiSion on a fine cor-
rection to the injection and or tracking level in a routine
0.4: Hz pul se ope r a t ion, the main control cpu of the mu 1 t i-
microcomputer system 1 has been exchanged to 32-bit cpu, MC-
68020, with the coprocessor of floating calculation, MC-6888l.
As the results, the responses have been reduced to within lOs
or less. Overhead of the floating calculation estimated at
less than a second.
Because of light overhead of the main cpu, repetitive
voltage control has been tried on a routine pulse operation
of the power supply for the machine to suppress the steady
lowest component of ripple, 50Hz. A preliminary result gives
for the component to be decreased about a half level.
INTRODUCTION
In operations of a big pulsed magnet power supply for the proton
synchrotron (PS), it is important for steady parasitic ripple com-
ponents of lower order harmonic voltages to be supressed into a
desired level by appropriate devices, passive and or active filt-
ers. However, in general, these devices are expensive to be ef-
fective enough to the lower order ripples. If these ripples were
cancelled out by direct computer control of thyristor converter,
the initial cost of these filters would be within a reasonable lev-
e 1.
On the KEK-PS, we have tried for steady components of those
ripples to be reduced in the applied voltages to the magnets by re-
petitive voltage control (VPC) algorithm, which is a kind of feed-
forward control. The principle is based on the periodic or repeti-
tive current control method (CPC) 1.2 for steady current deviations
to a desired current pattern, except the frequency response. In
the CPC, the frequency response of correcting transfer fuction have
been confined in a lower frequency region, about 15Hz or less, to
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assure the stability of the power system.
These steady ripples are generated by breaking symmetry among
the ignition timing of SCR on multi-phase ac lines, by steady dis-
tortions of line voltage, or by noises including common mode.
On the 100Hz ripple of these residual ripple components, the
main part has been derived by voltage imbalance of a single phase
among three phases on the ac power line, but the major of the part
has been cancelled out by the voltage imbalance control in the re-
active power compensator, 16Mvar+4Mvar, of thyristor control reactor
current type (TQC) 3.
We aimed for the lowest order ripple, 50Hz, as the component to
be reduced by the VPC.
MAIN CPU SYSTEM
On the otherhand, the control computer system of multi-micro-cpu had
carried out routine operation of the power supply by 600 Hz pattern
data, since the January of 1987. The main cpu system had executed
the desired tasks by a time sharing multi-task operating system,
unix system m. However, a response of the system was rather slow
even compared to the CPC loop, of which a comparatively slow respon-
se is allowable. A typical response on fine adjustments of tracking
or injection for beam tuning was estimated at about 20s or 50s even
after optimization to the control programs with a fixed point cal-
culation. Hardwares and softwares of the main cpu have been modify-
ed to improve on the response to a half or less, by reducing the
overhead of floating point computation with double precision to hold
the precision to the corrected data and by decreasing frequencies of
the disk access on the fine adjustments, including data transfer be-
tween the main and the controller system linked in local area net-
work with effective transfer rate, 20 kB/s.
Hardware
On the hardware, the basic processing unit (BPU) have been replac-
ed by a 32-bi t cpu, MC-68020, wi th 20 MHz as the system cl oc k and
with the coprocessor(FPP), MC-68881, for a floating calculation on
the local bus with 32-bit data bus, inspite of the system bus IEEE
796. The memory control uni t has cash memories, 16kB, wi th no wai t
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FIG. 1
to the cpu clock on the internal bus. In order to reserve resident
memory areas for the time sharing multi-task OS, the physical memory
space has been extended up to 8MB composed of 1Mbit DRAM I C. And
the hard disk up to 40MB, because of big system and application soft
and of their working and data space. Moreover, casset MT of 20MB
has baeke d up the dis k. Fig. 1 gi ves a bI 0 ck d i agram 0 f the s ystern .
Sof t wale
On the system software, upper version of the unix, system V, has
served resident data memory area as the common memory to decrease
the disk access for calculation of these corrected pattern data on
the fine adjustments to injection or tracking. The main applicat-
ion programs by the language f77 are reinstalled by "fort" as an
optimized high speed version of extended f77 released on the unix V.
Another bottle neck was large volume of pattern data in data trans-
fer of the LAN among the controllers. The neck has been amended by
partial data transfer of modified pattern data and by an optimizat-
ion of the procedure.
As the results, the overall response of fine adjustments are
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within lOs or less. On major part of the response, the system works
for data transfer, but negligibly small for the floating calcura-
tion. The response of CPC is improved from 180s to 45s. The modifi-








These improvements to processing capacity of the cpu system have been





M = B, QF, QD.
The algorithm is equivalent to the one of CPC. Fig.2 shows
the VPC-Ioop in the CPC scheme. The transfer function(TF) of VPC,
GBP F ( Z - 1 ) , is finite impulse response (FIR) type with optimum taps
GF ( Z - 1) means the TF 0 f thy r i s t e rc 0 nve r t era nd f i I t e r system.
GL ( Z - 1 ) the TF of the magnet system. {VMM(n)}, {o VMV(n)} and
{VMR(n)} are data series of measured magnet voltage, ripple compo-
nent and reference voltage pattern respectively.
In order to avoid interference to the CPC, a trial VPC transfer
fuction has a narrow band pass type. The center frequency is pos-
sible to chosed a suitable between the fudamental, 50Hz, and the
Nyquist rate, 300Hz. The stability of these system is depend on
the stability of the CPC and of the load. But, if the load without
these loops is stable, the whole system with the loops is stable.
The proof will be described in somewhere.
RESULTS
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PHOTO 1. Ripple currents before VPC on 3.SGeV pulse operation~
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PHOTO 2. Ripple currents after VPC on 3. SGeV pulse operation.
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PHOTO 3. Ripple currents on 12GeV pulse operation.
PHOTO 4. Injection ripple currents after VPC on 12GeV pulse operation.
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For a preliminary test, [1-G MA( Z - 1) ] has been tried as the TF of
the VPC, where GMA( Z - 1) is a simple rectangular window with appro-
priate taps up to 15. This is rather crude, but useful.
In PHOTO 1 and 2, ripple currents by ripple current transformer
(RCT) are given on a 3.5GeV pulse operation wi thout active or dynam-
ic filters. The reference pattern on PHOTO 1 has been corrected by
the CPC, but not corrected by the VPC. The pattern on PHOTO 2 has
been corrected to the one of the PHOTO 1 by the VPC. PHOTO 3 shows
typical ripple currents from injection start to reset start timing
(R) on a routine 12GeV pulse operation by correction mode of the CPC,
of the VPC and of the dynamic filter. The dynamic filters work only
on the flat tops of QF and QD for the sake of underdamping oscilla-
tion triggered by external disturbances and narrow dynamic range.
PHOTO 4 gives injection ripple currents on the 12GeV operation by
the VPC without dynamic filter.
Ripple currents are reduced in overall to a half level or less.
That is, on the fundamental component, 50 Hz, the ripple would be
sup pre sse d down to 10 m A I eve I a tin j ec t ion, but the t h i r d , 1 5 0 Hz,
or other components in near region of 50Hz rather would increased.
These components could not correct by the CPC, because of the r i p-
pIe buried in the modulation noises of DCCT, if the frequency re-
sponse had sufficiently wide region up to lower order harmonics.
Another main source of the third is the TQC. In any case, it is
necessary for the third to be reduced to a desired level. Though
there were some other defects, these could be overcome by a more
sophisticated TF of the VPC.
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